## 256 K × 4-Bit Dynamic RAM Low Power 256 K × 4-Bit Dynamic RAM

### HYB 514256B/BJ-50/-60/-70 HYB 514256BL/BJL-50/-60/-70

#### **Advanced Information**

- 262 144 words by 4-bit organization
- Fast access and cycle time
  50 ns access time
  95 ns cycle time (-50 version)
  60 ns access time
  110 ns cycle time (-60 version)
  70 ns access time

130 ns cycle time (-70 version)

- Fast page mode cycle time 35 ns (-50 version)
  40 ns (-60 version)
  45 ns (-70 version)
- Low power dissipation max. 495 mW active (-50 version) max. 440 mW active (-60 version) max. 385 mW active (-70 version)

max. 5.5 mW standby max. 1.1 mW standby for L-version

- Single + 5 V ( $\pm$  10 %) supply with a built-in  $V_{\rm BB}$  generator
- Output unlatched at cycle end allows twodimensional chip selection
- Read-modify-write, CAS-before-RAS
  refresh, RAS-only refresh, hidden-refresh
  and fast page mode capability
- All inputs, outputs and clocks TTL-compatible
- 512 refresh cycles/8 ms
   512 refresh cycles/64 ms
   for L-version only
- Plastic Packages: P-DIP-20-2, P-SOJ-26/20-1

#### **Ordering Information**

Туре	Ordering Code	Package	Description
HYB 514256B-50	Q67100-Q1044	P-DIP-20-2	DRAM (access time 50ns)
HYB 514256B-60	Q67100-Q530	P-DIP-20-2	DRAM (access time 60 ns)
HYB 514256B-70	Q67100-Q433	P-DIP-20-2	DRAM (access time 70 ns)
HYB 514256BJ-50	Q67100-Q1054	P-SOJ-26/20-1	DRAM (access time 50 ns)
HYB 514256BJ-60	Q67100-Q536	P-SOJ-26/20-1	DRAM (access time 60 ns)
HYB 514256BJ-70	Q67100-Q537	P-SOJ-26/20-1	DRAM (access time 70 ns)
HYB 514256BL-50	on request	P-DIP-20-2	DRAM (access time 50 ns)
HYB 514256BL-60	Q67100-Q542	P-DIP-20-2	DRAM (access time 60 ns)
HYB 514256BL-70	Q67100-Q543	P-DIP-20-2	DRAM (access time 70 ns)
HYB 514256BJL-50	on request	P-SOJ-26/20-1	DRAM (access time 50 ns)
HYB 514256BJL-60	Q67100-Q608	P-SOJ-26/20-1	DRAM (access time 60 ns)
HYB 514256BJL-70	Q67100-Q607	P-SOJ-26/20-1	DRAM (access time 70 ns)


The HYB 514256B/BJ/BL/BJL is the new generation dynamic RAM organized as 262 144 words by 4-bit. The HYB 514256B/BJ/BL/BJL utilizes CMOS silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and for the system user. Multiplexed address inputs permit the HYB 514256B/BJ/BL/BJL to be packaged in a standard plastic P-DIP-20-2,or plastic P-SOJ-26/20-1. This package size provides high system bit densities and is compatible with commonly used automatic testing and insertion equipment. System oriented features include single + 5 V ( $\pm$  10 %) power supply, direct interfacing with high-performance logic device families such as Schottky TTL. These HYB 514256BL/BJL are specially selected for battery backup applications.


#### **Pin Definitions and Functions**

Pin No.	Function
A0-A8	Address Inputs
RAS	Row Address Strobe
ŌĒ	Output Enable
I/O1-I/O4	Data Input/Output
CAS	Column Address Strobe
WE	Read/Write Input
$\overline{V_{ t CC}}$	Power Supply (+ 5 V)
$\overline{V_{ t SS}}$	Ground (0 V)
N.C.	No Connection

### **Pin Configuration**

(top view)





**Block Diagram** 

#### **Absolute Maximum Ratings**

Operating temperature range	0 to + 70 °C
Storage temperature range	55 to + 150 °C
Soldering temperature	260 °C
Soldering time	10 s
Input/output voltage	– 1 to + 7 V
Power supply voltage	– 1 to + 7 V
Power dissipation	0.6 W
Data out current (short circuit)	50 mA

**Note:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **DC Characteristics**

 $T_{\rm A}$  = 0 to 70 °C;  $V_{\rm SS}$  = 0 V;  $V_{\rm CC}$  = 5 V  $\pm$  10 %

Parameter	Symbol	Limi	t Values	Unit	Test
		min.	max.		Condition
Input high voltage	$V_{IH}$	2.4	6.5	V	1)
Input low voltage	$V_{IL}$	- 1.0	0.8	V	1)
Output high voltage ( $I_{OUT} = -5 \text{ mA}$ )	$V_{OH}$	2.4	_	V	1)
Output low voltage ( $I_{OUT} = 4.2 \text{ mA}$ )	$V_{OL}$	_	0.4	V	1)
Input leakage current, any input $(0 \text{ V} \le V_{\text{IN}} \le 6.5 \text{ V}, \text{ all other pins} = 0 \text{ V})$	$I_{I(L)}$	- 10	10	μА	1)
Output leakage current (DO is disabled, 0 V $\leq V_{\text{OUT}} \leq V_{\text{CC}}$ )	$I_{O(L)}$	- 10	10	μА	1)
Average $V_{\tt CC}$ supply current:	$I_{\rm CC1}$				
-50 version		_	90	mA	2) 3)
-60 version		_	80	mA	2) 3)
-70 version		_	70	mA	2) 3)
$(\overline{RAS}, \overline{CAS}, \text{ address cycling: } t_{RC} = t_{RC} \text{ min.})$					
Standby $V_{\rm CC}$ supply current ( $\overline{\rm RAS} = \overline{\rm CAS} = V_{\rm IH}$ )	$I_{CC2}$	_	2	mA	_
Average $V_{cc}$ supply current, $\overline{RAS}$ only mode:	$I_{CC3}$				
-50 version		_	90	mA	2)
-60 version		_	80	mA	2)
-70 version		_	70	mA	2)
( $\overline{RAS}$ cycling: $\overline{CAS} = V_{IH}$ : $t_{RC} = t_{RC}$ min.)					

## DC Characteristics (cont'd)

 $T_{\rm A}$  = 0 to 70 °C;  $V_{\rm SS}$  = 0 V;  $V_{\rm CC}$  = 5 V  $\pm$  10 %

Parameter	Symbol	Limi	t Values	Unit	Test
		min.	max.		Condition
Average $V_{CC}$ supply current, fast page mode:	$I_{\rm CC4}$				
-60 version		-	70	mA	2) 3
-70 version		-	60	mA	2) 3)
-50 version		-	50	mA	2) 3)
$(\overline{RAS} = V_{IL}, \overline{CAS}, address cycling:$					
$t_{PC} = t_{PC} \text{ min.})$					
Standby $V_{\rm CC}$ supply current	$I_{\rm CC5}$	_	1	mA	1)
L-Version		_	200	μA	1)
$(\overline{RAS} = \overline{CAS} = V_{CC} - 0.2 \text{ V})$					
Average $V_{cc}$ supply current, $\overline{\text{CAS}}$ -before-RAS	$I_{\rm CC6}$				
refresh mode:		-	90	mA	2)
-50 version		-	80	mA	2)
-60 version		-	70	mA	2)
-70 version					
$(\overline{RAS}, \overline{CAS} \text{ cycling: } t_{RC} = t_{RC} \text{ min.})$					
For L-version only:					2)
Battery backup current:	$I_{\rm CC7}$	-	300	μA	2)
average power supply current,					
battery backup mode:					
$(\overline{CAS} = \overline{CAS} \text{ before } \overline{RAS} \text{ cycling or } 0.2 \text{ V},$					
$\overline{\text{OE}} = V_{\text{CC}} - 0.2 \text{ V}$					
$\overline{\text{WE}} = V_{\text{CC}} - 0.2 \text{ V or } 0.2 \text{ V},$					
A0 to A8 = $V_{CC}$ – 0.2 V or 0.2 V,					
I/O1 to I/O4 = $V_{\rm CC}$ – 0.2 V or 0.2 V or open,					
$t_{RC} = 125 \ \mu s, \ t_{RAS} = t_{RAS} \ min. \sim 1 \ \mu s)$					

AC Characteristics 4) 13)

 $T_{\rm A}$  = 0 to 70 °C;  $V_{\rm CC}$  = 5 V  $\pm$  10 %;  $t_{\rm T}$  = 5 ns

Parameter	Symbol			Limi	t Values			
			-50	-60			-70	1
		min.	max.	min.	max.	min.	max.	
Random read or write cycle time	$t_{RC}$	95	_	110	_	130	_	ns
Read-modify-write cycle time	$t_{RWC}$	140	_	160	_	185	_	ns
Fast page mode cycle time	$t_{PC}$	35	-	40	-	45	_	ns
Fast page mode read-modify- write cycle time	$t_{PRWC}$	80	_	90	_	100	_	ns
Access time from RAS 6) 11)	$t_{RAC}$	_	50	_	60	_	70	ns
Access time from CAS 6) 11)	$t_{CAC}$	_	15	_	15	_	20	ns
Access time from column address 6) 12)	t <sub>AA</sub>	_	25	_	30	_	35	ns
Access time from CAS precharge 6) 12)	$t_{CPA}$	_	30	_	35	_	40	ns
CAS to output in low-Z	$t_{CLZ}$	0	_	0	_	0	_	ns
Output buffer turn-off delay 7)	$t_{OFF}$	0	15	0	20	0	20	ns
Transition time (rise and fall) 5)	$t_{T}$	3	50	3	50	3	50	ns
RAS precharge time	$t_{RP}$	35	_	40	_	50	_	ns
RAS pulse width	$t_{RAS}$	50	10.000	60	10.000	70	10.000	ns
RAS pulse width (fast page mode)	$t_{RASP}$	50	100.000	60	100.000	70	100.000	ns
RAS hold time	$t_{RSH}$	15	_	15	_	20	_	ns
CAS hold time	$t_{CSH}$	50	_	60	_	70	_	ns
CAS pulse width	$t_{CAS}$	15	10.000	15	10.000	20	10.000	ns
RAS hold time from CAS precharge (Fast Page Mode)	$t_{RHCP}$	30	_	35	_	45	_	ns
CAS precharge to WE delay time (FPM RMW)	$t_{CPWD}$	55	_	60	_	65	_	ns
RAS to CAS delay time 11)	$t_{RCD}$	20	35	20	45	20	50	
RAS to column address delay time	$t_{RAD}$	15	25	15	30	15	35	ns
CAS to RAS precharge time	$t_{\sf CRP}$	5	_	5	_	5	_	ns
CAS precharge time	$t_{\sf CP}$	10	_	10	_	10	_	ns

### AC Characteristics (cont'd) 4) 13)

 $T_{\rm A}$  = 0 to 70 °C;  $V_{\rm CC}$  = 5 V  $\pm$  10 %;  $t_{\rm T}$  = 5 ns

Parameter	Symbol	Limit Values						Unit
			-50	-60		-70		
		min.	max.	min.	max.	min.	max.	
Row address setup time	$t_{ASR}$	0	_	0	_	0	_	ns
Row address hold time	$t_{RAH}$	10	_	10	_	10	_	ns
Column address setup time	$t_{ASC}$	0	_	0	_	0	_	ns
Column address hold time	$t_{CAH}$	10	_	15	_	15	_	ns
Column address to RAS lead time	$t_{RAL}$	25	_	30	_	35	_	ns
Read command setup time	$t_{RCS}$	0	_	0	_	0	_	ns
Read command hold time 8)	$t_{RCH}$	0	_	0	_	0	_	ns
Read command hold time referenced to RAS 8)	$t_{RRH}$	0	_	0	_	0	_	ns
Write command hold time	$t_{WCH}$	10	_	10	_	15	_	ns
Write command pulse width	$t_{WP}$	10	_	10	_	15	_	ns
Write command to RAS lead time	$t_{RWL}$	15	_	15	-	20	_	ns
Write command to $\overline{\text{CAS}}$ lead time	$t_{CWL}$	15	_	15	_	20	_	ns
Data setup time 9)	$t_{DS}$	0	_	0	_	0	_	ns
Data hold time 9)	$t_{DH}$	10	_	15	_	15	_	ns
Refresh period	$t_{REF}$	_	8	_	8	_	8	ms
Refresh period L-version	$t_{REF}$	_	64	_	64	-	_	ms
Write command setup time 10)	$t_{WCS}$	0	_	0	_	0	_	ns
CAS to WE delay time	$t_{\sf CWD}$	40	_	45	_	50	_	ns
RAS to WE delay time 10)	$t_{RWD}$	75	_	90	_	100	_	ns
Column address to WE delay time	$t_{AWD}$	50	_	60	_	65	_	ns
CAS setup time (CAS-before-RAS cycle)	$t_{\rm CSR}$	5	_	5	-	5	_	ns
CAS hold time (CAS-before-RAS cycle)	$t_{CHR}$	10	_	15	_	15	_	ns
RAS to CAS precharge time	$t_{RPC}$	0	_	0	_	0	_	ns
			-					

### AC Characteristics (cont'd) 4) 13)

 $T_{\rm A}$  = 0 to 70 °C;  $V_{\rm CC}$  = 5 V  $\pm$  10 %;  $t_{\rm T}$  = 5 ns

Parameter	Symbol	Limit Values						Unit
			-50		-60		-70	
		min.	max.	min.	max.	min.	max.	
CAS precharge time (CAS- before-RAS counter test cycle)	$t_{CPT}$	25	_	30	_	40	_	ns
OE access time	$t_{OEA}$	_	15	_	15	-	20	ns
RAS hold time referenced to OE	$t_{ROH}$	10	_	10	_	10	_	ns
Output buffer turn-off delay time from OE	t <sub>OEZ</sub>	0	15	0	20	0	20	ns
Data to CAS low delay 14)	$t_{DZC}$	0	_	0	_	0	_	ns
CAS high to data delay <sup>15)</sup>	$t_{DZO}$	0	_	0	_	0	_	
OE high to data delay <sup>15)</sup>	$t_{CDD}$	15	_	20	_	20	_	ns
OE to data delay <sup>15)</sup>	$t_{ODD}$	15	_	20	_	20	_	ns

### Capacitance


 $T_{\rm A}$  = 0 to 70 °C;  $V_{\rm CC}$  = 5 V  $\pm$  10 %; f = 1 MHz

Parameter	Symbol	Limit Values		Unit
		min.	max.	
Input capacitance (A0 to A8)	$C_{11}$	_	5	pF
Input capacitance (RAS, CAS, WE, OE)	$C_{12}$	_	7	pF
Output capacitance (I/O1 I/O4)	$C_{5O}$	_	7	pF


#### Notes:

- 1) All voltages are referenced to  $V_{\rm SS}$  .
- 2)  $I_{\rm CC1}$  ,  $I_{\rm CC3}$  ,  $I_{\rm CC4}$  ,  $I_{\rm CC6}$  and  $I_{\rm CC7}$  depend on cycle rate.
- 3)  $I_{\text{CC1}}$  and  $I_{\text{CC4}}$  depend on output loading. Specified values are measured with the output open.
- 4) An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 5)  $V_{\rm IH}$  (min.) and  $V_{\rm IL}$  (max.) are reference levels for measuring timing of input signals. Transition times are also measured between  $V_{\rm IH}$  and  $V_{\rm IL}$ .
- 6) Measured with a load equivalent to 2 TTL loads and 100 pF.
- 7)  $t_{OFF}$  (max.) and  $t_{OEZ}$  (max.) define the time at which the output achieves the open-circuit conditions and is not referenced to output voltage levels.
- 8) Either  $t_{\rm RCH}$  or  $t_{\rm RRH}$  must be satisfied for a read cycle.
- 9) These parameters are referenced to the CAS leading edge in early write cycles and to the WE leading edge in read-modify-write cycles.
- 10)  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$  and  $t_{\text{AWD}}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{\text{WCS}} \ge t_{\text{WCS}}$  (min.), the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle; if  $t_{\text{RWD}} \ge t_{\text{RWD}}$  (min.),  $t_{\text{CWD}} \ge t_{\text{CWD}}$  (min.) and  $t_{\text{AWD}} \ge t_{\text{AWD}}$  (min.), the cycle is a read-modify-write cycle and I/O will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of I/O (at access time) is indeterminate.
- 11) Operation within the  $t_{RCD}$  (max.) limit insures that  $t_{RAC}$  (max.) can be met,  $t_{RCD}$  (max.) is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (max.) limit, then access time is controlled by  $t_{CAC}$ .
- 12) Operation within the  $t_{RAD}$  (max.) limit insures that  $t_{RAD}$  (max.) can be met.  $t_{RAD}$  (max.) is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (max.) limit, then access time is controlled by  $t_{AA}$ .
- 13) AC measurements assume  $t_T = 5$ ns.
- 14) Either  $t_{DZC}$  or  $t_{DZO}$  must be satisfied.
- 15) Either  $t_{CDD}$  or  $t_{ODD}$  must be satisfied.


#### **Waveforms**




**Read Cycle** 




Write Cycle (Early Write)




Write Cycle (OE Controlled Write)




Read-Write (Read-Modify-Write) Cycle




Fast Page Mode Read-Modify-Write Cycle




**Fast Page Mode Read Cycle** 




**Fast Page Mode Early Write Cycle** 




**RAS-Only Refresh Cycle** 



**CAS-Before-RAS** Refresh Cycle



**Hidden Refresh Cycle (Read)** 



**Hidden Refresh Cycle (Early Write)** 

